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Abstract 
Platinum Diselenide (PtSe2) is an exciting new member of the two-dimensional (2D) transition 
metal dichalcogenide (TMD) family. It has a semimetal to semiconductor transition when 
approaching monolayer thickness and has already shown significant potential for use in device 
applications. Notably, PtSe2 can be grown at low temperature making it potentially suitable for 
industrial usage. Here, we address thickness dependent transport properties and investigate 
electrical contacts to PtSe2, a crucial and universal element of TMD-based electronic devices. 
PtSe2 films have been synthesized at various thicknesses and structured to allow contact 
engineering and the accurate extraction of electrical properties. Contact resistivity and sheet 
resistance extracted from transmission line method (TLM) measurements are compared for 
different contact metals and different PtSe2 film thicknesses. Furthermore, the transition from 
semimetal to semiconductor in PtSe2 has been indirectly verified by electrical characterization in 
field-effect devices. Finally, the influence of edge contacts at the metal – PtSe2 interface has 
been studied by nanostructuring the contact area using electron beam lithography. By increasing 
the edge contact length, the contact resistivity was improved by up to 70 % compared to devices 
with conventional top contacts. The results presented here represent crucial steps towards 
realizing high-performance nanoelectronic devices based on group-10 TMDs. 
 
Keywords: contact resistance, transition metal dichalcogenides, platinum diselenide, 
nanoelectronic devices 
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Introduction 
Over the last decade, the need for further miniaturization and increased functionality of 
electronic devices has triggered massive research in two-dimensional (2D) channel materials 
such as graphene and transition metal dichalcogenides (TMDs).[1–3] Reliable electrical contacts 
between devices/materials and metal electrodes are crucial, as the contact resistance can strongly 
influence or dominate the behavior of the entire device. Depending on the contact status at the 
metal – channel junction, Ohmic or Schottky, the flow of charge carriers across the device can be 
decisively deteriorated.[4] Thus, the reliable formation of contacts to each new channel material 
proves challenging and has to be investigated in detail.  
Graphene has been considered one of the most promising candidates for future nanoelectronics 
due to its unique electrical properties.[5] Contact resistivity in graphene devices has been widely 
studied and a wide range of contact resistances (~10
2
 to ~10
3
 Ω∙µm) has been reported, 
depending on the contact metal, surface states and contact geometry.[6–9] Following the 
impressive advances in graphene, various layered 2D TMDs have been tested in a wide range of 
device applications, including field effect transistors (FETs),[10,11] photodetectors[12–14] and 
sensors.[15,16] Up to now, molybdenum and/or tungsten based materials have been the main 
focus of 2D TMD research, and the majority of studies on electrical contacts to 2D TMDs have 
concentrated on these materials.[17–19] However, compared to classical silicon-based devices, 
these TMDs still show relatively inferior performance and less environmental stability in device 
applications.[20–23] Moreover, the high growth temperature (> 600 °C) associated with TMD 
synthesis by chemical vapor deposition (CVD), which is typically used for large-scale TMD film 
synthesis,[24–26] can limit their compatibility with current semiconductor processing. 
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On the other hand, there are other relatively unexplored members of the TMD family such as 
group-10 TMDs. Recently, the electronic structure and properties of these materials have been 
theoretically evaluated and, as a consequence of their promising characteristics, they have been 
proposed for use in electronic device applications.[27,28] Platinum diselenide (PtSe2) is one such 
group-10 TMD which is known to be a semimetal in bulk form with zero bandgap.[29] 
Theoretical calculations suggested a transition from semimetal to semiconductor with reduced 
PtSe2 thickness[27,30] and it was shown experimentally by Wang et al. that monolayer PtSe2 has 
a bandgap of ~1.2 eV.[31] In addition, we recently reported that layered PtSe2 can be synthesized 
in a scalable manner at low temperature (400 °C) by thermally assisted conversion (TAC) of pre-
deposited Pt layers and utilized as the active material in optoelectronic and gas-sensor 
devices.[32,33] Such low-temperature synthesis may potentially have a high impact on practical 
device applications since it allows integration of PtSe2 with standard semiconductor back-end-of-
line (BEOL) processing.[34–36] In this regard, it is critical to evaluate electrical properties and 
contacts to PtSe2 in electronic devices. 
Here, PtSe2 channels with controlled dimensions and thicknesses were grown using a TAC 
method. Electron beam lithography (EBL) was used to fabricate transmission line method (TLM) 
structures to extract contact resistivity and sheet resistance of the PtSe2 devices. In addition, 
electrical characterization of PtSe2 FETs was conducted to study the charge-transport 
characteristics of the PtSe2 devices. Finally, we investigated the effect of “edge” or side contacts 
on the contact resistivity using well-defined hole-patterns in the contact region of the PtSe2 
channel.  
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Methods 
P-type silicon (p-Si) wafers (boron, 3 × 10
15
 cm
-3
, <100>) with a thermally grown silicon dioxide 
(SiO2, thickness: 290 nm) layer were prepared as substrates for the devices. An electron beam 
lithography (EBL) system (Raith EBPG-5000Plus) was used to pattern the PtSe2 channels and 
contacts. Initial Pt layers with different thicknesses were sputtered onto the substrates using a 
Gatan coating system (Gatan 682 PECS) with a deposition rate of < 0.1 nm per second, followed 
by a lift-off process.  
A TAC process was used to synthesize layered PtSe2 thin films, as described in our previous 
work.[32,33] The sputtered Pt samples and the Se source (Sigma Aldrich) were placed in two 
separate, independently controlled heating zones of a quartz tube furnace. The primary heating 
zone where the Pt samples were located was heated to 400 °C and the second heating zone for 
the Se source was heated to the melting point of Se (~220 °C) under Ar/H2 (9:1) gas flow, 
leading to the formation of layered PtSe2 thin films. Different metal electrodes of titanium/gold 
(Ti/Au, 20/150 nm) and nickel/gold (Ni/Au, 20/150 nm) were deposited to form TLM structures 
using an electron beam evaporation system (Plassys) without doing any additional processing 
before evaporation, followed by a lift-off process.  
Edge-contacted structures between the channel and metal electrodes were realized by patterning 
arrays of holes (with a hole-size of 200 × 200 nm) using EBL on the contact area of the channels, 
resulting in a contact area with empty holes on the channel after Pt deposition. The metal 
electrodes were patterned by EBL after selenization of the Pt. The contact metal was evaporated 
on to the contact region of the PtSe2 channel with holes, without doing any additional processing 
at the contact area before evaporation. 
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Raman spectra were recorded with a Witec Alpha 300 R confocal Raman microscope, using an 
excitation wavelength of 532 nm and a spectral grating with 1800 lines/mm. Scanning electron 
microscopy (SEM) images were taken using a JEOL SEM (JSM-IT300) at a high-vacuum mode 
with an accelerating voltage of 2 kV. Electrical measurements were performed at room 
temperature under ambient conditions using a Karl Süss probe station connected to a Keithley 
semiconductor analyzer (SCS4200).  
Results and discussion 
PtSe2 device channels were synthesized by direct selenization of pre-deposited Pt layers with 
different thicknesses. As reported in our previous studies,[32,33] the PtSe2 synthesized by a TAC 
process has a polycrystalline structure, which is also observed in SEM images (Figure S1 of the 
Supplementary Information) of the PtSe2 film surface. According to atomic-force microscopy 
(AFM) measurements of the thicknesses of Pt and layers before and after selenization, it has 
been found that the initial Pt thickness expands approximately four times after selenization. 
Details of the AFM characterization are presented in Figure S2 and S3 of the Supplementary 
Information. A schematic diagram of the film growth process is presented in Figure 1(a). Firstly, 
the channel area was defined on the substrates by EBL. After Pt deposition and lift-off, the Pt 
samples were selenized via a TAC method. Raman spectra of the PtSe2 layers grown from 
various Pt thicknesses (0.5, 2 and 5 nm) are shown in Figure 1(b). Two prominent peaks at ~177 
cm
-1
 and ~210 cm
-1
 can be seen in the spectra. They represent the typical Raman fingerprint of 
layered PtSe2 with a 1T type crystal structure and are related to the Eg (~177 cm
-1
) and A1g (~210 
cm
-1
) Raman active modes, respectively. [32] The Eg mode indicates an in-plane vibrational 
mode of Se atoms and the A1g mode is an out-of-plane vibration of Se atoms. As the films get 
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thicker, a slight red shift of the Eg mode is observed, alongside an increase in the relative 
intensity of the A1g mode, consistent with previous reports.[32,33] Such an increase in the 
relative intensity of the A1g mode implies a greater out-of-plane contribution, which may be due 
to enhanced van der Waals interactions in the thicker films.  
 
 
Figure 1. (a) Schematic diagram of the PtSe2 channel synthesis process using a TAC method. (b) 
Raman spectra of PtSe2 films of different Pt deposition thickness normalized to the Eg mode 
intensity. Initial Pt deposition thicknesses are 0.5, 2 and 5 nm. (c) SEM image of the fabricated 
PtSe2 channel device with a TLM structure (left) and its enlarged image (right). The contact 
spacing increases from 1 to 9 µm with a step of 1 µm.  
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TLM measurements were used at room temperature to determine the contact resistance of the 
PtSe2 devices in this work.[37] TLM structures were patterned on the substrates with predefined 
PtSe2 channels by EBL. The contact spacing was varied from 1 to 9 µm in 1 µm steps. Scanning 
electron microscopy (SEM) images of a TLM structure on a PtSe2 channel are shown in Figure 
1(c). Two representative metals with low and high work function, Ti and Ni, were chosen and 
used to contact the PtSe2 channels, both of which were selenized from 5 nm thick initial Pt layers. 
The contact resistances of these were compared through dc current – voltage (I – V) 
measurements of the TLM structures. Figure 2(a) and (b) show I – V data measured from Ti and 
Ni contacted PtSe2 TLM structures with a channel width of 3 µm, respectively. The linear I – V 
curves indicate that both Ti and Ni electrodes form good ohmic contacts with PtSe2 channels. 
Values of the contact resistance for each metal and the sheet resistance of the PtSe2 channel can 
be extracted by extrapolation from linear fits of the plots of the total resistance (RT) versus (vs.) 
the contact spacing (Figure 2(c) and (d)), wherein the y-intercept and the slope of the fits provide 
information on the contact resistance and sheet resistance. Figure 2(e) shows contact resistivity 
values of each metal for different PtSe2 channel widths, where the contact resistance values were 
normalized to channel width for direct comparison. It was found that the Ti-contacted device had 
a contact resistivity more than one order of magnitude higher than the Ni-contacted device. 
Considering the work function values of the contact metals (Ti: 4.3 eV, Ni: 5.2 eV), we observe 
that the metal with a higher work function has a lower contact resistance with PtSe2. The sheet 
resistance values of the PtSe2 channels in Figure 2(f) are quite similar to each other (500 – 600 
Ω/□) for both contact metals, which can be expected from the identical PtSe2 channel thicknesses 
for both devices.  
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Figure 2. I – V plots of the TLM structure with various PtSe2 channel length values (L) for (a) 
Ti/Au and (b) Ni/Au contacted devices, and the associated plots of the total resistance (RT) vs. 
(a) (b)
(e)
(d)(c)
(f)
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PtSe2 channel length for the (c) Ti/Au and (d) Ni/Au contacted devices. The initial Pt deposition 
thickness and the channel width of the devices are 5 nm and 3 µm, respectively. (e) Contact 
resistivity and (f) sheet resistance values extracted from the TLM measurements for the Ti/Au 
and Ni/Au contacted devices with different PtSe2 channel width values. 
 
 
Figure 3. Plots of the total resistance (RT) vs. PtSe2 channel length for the Ni-contacted TLM 
structures with different PtSe2 thicknesses, synthesized from the (a) 2 nm and (b) 0.5 nm thick Pt 
layers with 1 µm of channel width. Summary of (c) contact resistivity and (d) sheet resistance 
values extracted using TLM method for the different PtSe2 thicknesses. 
(c) (d)
(a) (b)
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Ni-contacted TLM structures were then fabricated on PtSe2 channels with different thicknesses, 
which were selenized from 0.5, 2 and 5 nm thick initial Pt layers. The Ni – PtSe2 contact 
resistivity and sheet resistance were extracted by analyzing the TLM measurement data, RT vs. 
contact spacing, in Figure 3(a) and (b). The extracted values of the contact resistivity and sheet 
resistance are plotted against the film thickness in Figure 3(c) and (d). When the same Ni 
electrodes were deposited on the PtSe2 channels with various thicknesses, devices with thinner 
PtSe2 channels show much higher contact resistivity and larger sheet resistance. This can be 
attributed to the nature of layered PtSe2, whereby the electronic character changes from 
semimetallic to semiconducting as the number of layers decreases.[27,30,31] The thinner PtSe2 
can be expected to be more semiconducting than the thicker, resulting in higher contact 
resistivity with metal electrodes as well as larger sheet resistance.  
Charge transport measurements of PtSe2 FETs were carried out at room temperature in ambient 
conditions to further investigate the electrical properties of PtSe2 films with different thicknesses. 
PtSe2 channels with a length of 5 µm and a width of 1 µm were probed via two separate metal 
source and drain electrodes, with gate biases applied to the silicon substrate in a back-gate 
configuration. The output characteristics of the FETs with PtSe2 channels synthesized from 5, 2 
and 0.5 nm thick initial Pt layers are plotted in Figure 4(a) – (c), respectively. For all devices, the 
drain – source current (Ids) increases linearly with the applied dc drain – source voltage (Vds), 
implying good ohmic contact of the Ni electrodes with the PtSe2 channels. As expected, the 
device with a thicker PtSe2 layer shows higher conductivity. The gating characteristics of the 
FETs were examined under a dc back-gate bias (Vgs) in the range of -80 to +80 volts (V). While 
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the FETs with PtSe2 channels synthesized from the 5 and 2 nm thick Pt layers show hardly any 
gate dependence, the PtSe2 FET from the 0.5 nm thick initial Pt layer shows a clear gate 
dependence with p-type conduction. This is consistent with the previous results that contact 
formation with a high work function metal reduces the contact resistance at the metal-PtSe2 
junction. Also, this data supports the hypothesis that PtSe2 becomes more semiconducting as it 
gets thinner. The field-effect mobility (μ) was extracted from the transfer characteristics of the 
PtSe2 FETs selenized from the 0.5 nm thick Pt layer in Figure 4(d), using the expression μ = [L / 
(W × Cox × Vds)] × [∂Ids / ∂Vgs], where L is the channel length, W is the channel width, Cox is the 
capacitance of the insulating layer between the gate and the channel. The mobility was estimated 
to be a maximum of 0.6 cm
2
V
-1
s
-1
, which is lower than previously reported values (7 – 210 
cm
2
V
-1
s
-1
) obtained from high temperature CVD-grown single crystalline, or mechanically 
exfoliated PtSe2.[38,39] However, considering the benefits of our growth process, namely the 
low synthesis temperature, scalability and ease of controlling layer thickness, this is quite 
striking. Such a relatively low mobility likely originates from the polycrystalline structure, with 
randomly distributed PtSe2 grains, observed for TAC-grown PtSe2.[32,33] Additional efforts to 
optimize the synthesis process, through the use of epitaxially deposited Pt or highly-crystalline 
substrates, and the realization of local top-gates with high-k dielectrics, are expected to improve 
the mobility. In order to assess the stability of PtSe2 channels, we repeated I – V measurements 
on the same device (PtSe2 channel with a length of 5 µm and a width of 1 µm) in ambient 
conditions with an interval of 20 days and monitored the variation of RT of the device for 40 
days. As presented in Figure S4 of the Supplementary Information, the measured RT was 8.1 MΩ 
from the first measurements, 8.3 MΩ from the second measurements after 20 days, and 9.4 MΩ 
from the last measurements after 40 days. This indicates that the PtSe2 channel is quite stable 
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with a resistance increase of 15 % of the initial value after 40 days without any passivation or 
post-treatment.  
 
 
Figure 4. Output characteristics (Ids vs. Vds) of PtSe2 FET devices with PtSe2 channels selenized 
from (a) 5 nm, (b) 2 nm and (c) 0.5 nm thick Pt layers under various back-side gate biases (Vgs) 
from -80 to 80 V. (d) Transfer characteristics (Ids vs. Vgs at Vds = 1 V) of the PtSe2 FET device 
with a PtSe2 channel selenized from a 0.5 nm thick Pt layer. 
 
(a) (b)
(c) (d)
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Lastly, we investigated the effect of “edge contacts” on the contact resistance of PtSe2 TLM 
structures. There have been continuous efforts to achieve low contact resistance in 2D-material 
based devices, including local plasma or ultraviolet/ozone treatment of the contact area[40,41] 
and molecular doping of the channel materials.[42] However, these methods require additional 
processes and can cause damage to the channel materials. Forming an “end-contacted” interface 
between metal and graphene was proposed as another way to reduce contact resistance,[43] 
wherein the end-contacted structure at the graphene – metal contacts facilitates chemical bonding 
between the graphene and the contact metal, enhancing the carrier injection at the contact area. 
Such an approach has previously been experimentally adopted for graphene-based devices, 
resulting in a significant improvement in the contact resistance.[44–46] Based on this principle, 
we expect that the edge-contacted structure shown here improves the carrier injection at the 
metal – PtSe2 interface. Arrays of holes with a hole-size of 200 × 200 nm were patterned by EBL 
on the contact area of the channels, as presented in Figure 5(a) and (b). This leads to the 
formation of edge contacts between the PtSe2 channel and metal electrodes and increases the 
total area of exposed channel edges at the contact region in the TLM structures. The PtSe2 
channels of all the devices were selenized from 0.5 nm thick Pt layers with a width of 2 µm, and 
three different types of hole-array patterns (side 1-line, side 2-line and center 2-line) were 
fabricated with Ni electrodes. The contact resistivity of the normal PtSe2 TLM device without 
holes and the device with holes at the contact region were extracted and are compared in Figure 
5(c). While there is no clear dependence of the contact resistivity on the number and location of 
hole-arrays at the contact region, distributed between 2 × 10
-5
 and 6 × 10
-5
 Ω∙µm, all the devices 
with the hole-patterns at the contact region exhibit 50 – 70 % lower contact resistivity than the 
conventional device. In contrast, no significant difference in the sheet resistance was observed 
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for all the PtSe2 channel devices in Figure 5(d), indicating that the quality of the PtSe2 channels 
are nearly constant for all devices.  
 
Figure 5. (a) Schematic diagram of the metal (Ni) – PtSe2 contact area with/without holes on the 
PtSe2 channel. (b) SEM image of the PtSe2 channel with 2-line holes at the side of the metal 
contact area before metal electrode deposition. Extracted (c) contact resistivity and (d) sheet 
resistance values from the PtSe2 TLM structures (0.5 nm of starting Pt thickness, 2 µm of 
channel width) with and without holes on the PtSe2 channel at the metal-PtSe2 contact area.  
 
Conclusions 
(a) (b)
(c) (d)
PtSe2
Metal (Ni/Au)
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We have investigated the electrical contact properties of PtSe2 channels by the TLM method. 
Initial Pt layers with thicknesses of 0.5, 2 and 5 nm were selenized at low temperature using a 
TAC method, realizing robust PtSe2 layers with different thicknesses. When comparing the 
contact resistivity values of the PtSe2 TLM devices with two different contact metals, Ti and Ni, 
it was found that Ni forms a better electrical contact to the PtSe2 channel. We also observed that 
the thinner PtSe2 films have a higher contact resistivity and larger sheet resistance from the TLM 
measurements, implying that thinner PtSe2 films become more semiconducting. In addition, the 
charge transport characteristics of PtSe2 FETs were investigated. Only the device derived from 
the thinnest PtSe2 layer (0.5 nm) showed a clear gate dependence with p-type conduction, which 
confirms the transition of PtSe2 from semimetal to semiconductor with decreasing thickness. 
Furthermore, the effect of edge-contacted structures on the contact resistance was examined. 
Arrays of holes were patterned in PtSe2 to increase the “edge-contacted” area of the layered 
PtSe2 film at the metal interface. We found that the edge-contacted structures reduce the contact 
resistivity, which we attribute to enhancement of the carrier injection at the contacts. Though 
more comprehensive studies should be carried out in the future to fully understand the 
fundamentals of the electrical contact properties, our findings provide a quick insight into the 
realization of high-performance nanoelectronic devices based on layered PtSe2.  
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SEM characterization of PtSe2 layers 
Scanning electron microscopy (SEM) was used to image PtSe2 films grown from Pt films with 
starting thicknesses of 0.5, 2 and 5 nm. This was performed using a Zeiss Ultra Plus FE SEM 
operated at 2 kV using an in-lens detector. The acquired images, in which the polycrystalline 
nature of the films grown is evident, are shown in Fig S1.  
 
Figure S1. Scanning electron microscopy (SEM) images of PtSe2 films grown from Pt of starting 
thickness (a) 5 nm, (b) 2 nm and (c) 0.5 nm. 
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AFM characterization of Pt and PtSe2 layers 
Atomic force microscopy (AFM) imaging was conducted on Pt samples with starting thicknesses 
of 0.5, 2 and 5 nm, as measured by the sputtering tool’s quartz crystal microbalance (QCM), both 
pre- and post selenization, using a NT-MDT Solver PRO operating in tapping mode. Edge 
regions, produced using a shadow mask during deposition of the Pt, were chosen so that line 
profiles could be used to determine the height of the films. Images of these regions and the inset 
associated line profiles are shown in Fig S2. (a-f). A plot of Pt thickness versus resultant PtSe2 
thickness, both determined from AFM line profiles, is shown in Fig S3 (a) and indicates that the 
films expand by a factor of ~4 upon selenization. A table with thickness values for Pt films 
measured by the quartz crystal microbalance (QCM) of the sputtering tool, thickness values for 
the Pt films measured by AFM and thickness values for the resultant PtSe2 films measured by 
AFM is shown in Fig S3. (b). 
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Figure S2. (a, c, e) AFM images of a Pt films with starting thicknesses of 5, 2 and 0.5 nm, 
respectively, as measured by the QCM. (b, d, f) Corresponding images of the same films post 
selenization. Inset: extracted line profiles. 
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Figure S3 (a) Pt thickness plotted versus post-selenization PtSe2 thickness (b) Table of thickness 
values measured. 
 
Monitoring stability of the PtSe2 channel. 
 
 
Figure S4. (a) I – V plots and (b) total resistance values of the two-electrode PtSe2 channel, 
repeatedly measured in ambient conditions with an interval of 20 days for 40 days. 
(a) (b)
